ABLIC EEPROMs (except S-24 serise) provides a built-in clock pulse monitoring circuit which is used to prevent an erroneous write operation by canceling write instructions recognized erroneously due to an erroneous clock count caused by the application of noise pulses or double counting of clocks. Instructions are cancelled if a clock pulse whose count other than the one specified for each write instruction is detected.